How to debug the FPGA Internal signals?
Answer
- SMIMS provides a HDL Ximulation feature in the VeriComm Pro which allows to view FPGA internal signals up to 1024 bits.
- HDL Ximulation provides a GUI for internal wire/register selection.
 |
|||||
 |
Technology Corp. |
|
 |
||
 |
|
 |
|||
|
||||||||||||||
 |
|
 |
|
Copyright © 2008 SMIMS Technology Corp. All Rights Reserved. We create Smart, Multiple, Integrated, Media Systems |